

# SGM820xQ High-Accuracy Supervisory Circuit with Programmable Watchdog Timer

#### GENERAL DESCRIPTION

The SGM820xQ is a family of high-accuracy supervisory circuits with programmable watchdog timer. It provides three under-voltage threshold voltage options of 1.674V, 2.325V and 3.069V (TYP) for 1.8V, 2.5V and 3.3V system rail voltage monitoring. Besides, the nRESET delay of the SGM820xQ has a high-precision delay timing. And combined with its accurate voltage monitoring hysteresis, the SGM820xQ is very suitable for strict tolerance systems.

The SGM820xQ has a programmable watchdog timer. Users can program the timeouts through an external capacitor or the default factory settings. In addition, users can disable the watchdog through logic pins to prevent accidental timeouts during development.

This device is AEC-Q100 qualified (Automotive Electronics Council Standard Q100 Grade 1) and the use of this device is suitable for automotive applications.

The SGM820xQ is available in Green TDFN-3×3-8GL and TDFN-2×2-8DL packages. It operates over an ambient temperature range of -40°C to +125°C.

#### TYPICAL APPLICATION




Figure 1. Typical Application Circuit

#### **FEATURES**

AEC-Q100 Qualified for Automotive Applications
 Device Temperature Grade 1

 $T_A = -40^{\circ}C$  to +125°C

- Precision Fixed Detection Options:
  - V<sub>ITN</sub> = 1.674V (TYP) for 1.8V System
  - V<sub>ITN</sub> = 2.325V (TYP) for 2.5V System
  - V<sub>ITN</sub> = 3.069V (TYP) for 3.3V System
- High-Accuracy Voltage Threshold (< 1.2%)</li>
- Hysteresis Characteristics: 0.5% (TYP)
- Supply Voltage Range: 1.6V to 6.5V
- Ultra-Low Supply Current: 1.2μA (TYP)
- High-Accuracy Reset Delay
- High-Accuracy User-Programmable Watchdog Timer:
  - Standard Version: SGM820A-xQ
  - Extended Version: SGM820B-xQ
- Watchdog Disable Function
- Available Manual Reset Input (nMR)
- Open-Drain nRESET Output
- Available in Green TDFN-3×3-8GL and TDFN-2×2-8DL Packages

#### **APPLICATIONS**

Safety Applications
Automotive Applications
Precision Industrial System
Controllers
DSPs, FPGAs and ASICs

### PACKAGE/ORDERING INFORMATION

MODEL	UNDER-VOLTAGE THRESHOLD (V)	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM820A-3.0Q	3.069	TDFN-3×3-8GL	-40°C to +125°C	SGM820A-3.0QTGS8G/TR	06WTGS XXXXX YYYYYY	Tape and Reel, 4000
		TDFN-2×2-8DL	-40°C to +125°C	SGM820A-3.0QTGT8G/TR	06Y XXXX	Tape and Reel, 3000
SGM820B-3.0Q	3.069	TDFN-3×3-8GL	-40°C to +125°C	SGM820B-3.0QTGS8G/TR	06VTGS XXXXX YYYYYY	Tape and Reel, 4000
		TDFN-2×2-8DL	-40°C to +125°C	SGM820B-3.0QTGT8G/TR	06X XXXX	Tape and Reel, 3000
SGM820A-2.3Q	2.325	TDFN-3×3-8GL	-40°C to +125°C	SGM820A-2.3QTGS8G/TR	0H9TGS XXXXX YYYYYY	Tape and Reel, 4000
		TDFN-2×2-8DL	-40°C to +125°C	SGM820A-2.3QTGT8G/TR	0HD XXXX	Tape and Reel, 3000
SGM820B-2.3Q	2.325	TDFN-3×3-8GL	-40°C to +125°C	SGM820B-2.3QTGS8G/TR	0HBTGS XXXXX YYYYYY	Tape and Reel, 4000
		TDFN-2×2-8DL	-40°C to +125°C	SGM820B-2.3QTGT8G/TR	0HF XXXX	Tape and Reel, 3000
SGM820A-1.6Q	1.674	TDFN-3×3-8GL	-40°C to +125°C	SGM820A-1.6QTGS8G/TR	0H8TGS XXXXX YYYYYY	Tape and Reel, 4000
		TDFN-2×2-8DL	-40°C to +125°C	SGM820A-1.6QTGT8G/TR	0HC XXXX	Tape and Reel, 3000
SGM820B-1.6Q		TDFN-3×3-8GL	-40°C to +125°C	SGM820B-1.6QTGS8G/TR	0HATGS XXXXX YYYYYY	Tape and Reel, 4000
		TDFN-2×2-8DL	-40°C to +125°C	SGM820B-1.6QTGT8G/TR	0HE XXXX	Tape and Reel, 3000

#### NOTES:

- 1. The A version of SGM820xQ provides standard user-programming watchdog timeout:  $t_{WD\_standard}$  (ms) = 3.33 ×  $C_{CWD}$  (nF) + 0.28 (ms)
- 2. The B version of SGM820xQ provides extended user-programming watchdog timeout:  $t_{WD \text{ extended}}$  (ms) = 78.3 ×  $C_{CWD}$  (nF) + 51 (ms)

#### **MARKING INFORMATION**



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

# **High-Accuracy Supervisory Circuit** with Integrated Watchdog Timer

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage Range, V <sub>CC</sub> 0.3V to 7V	V
Output Voltage Range	
nRESET, nWDO0.3V to 7V	/
Voltage Ranges	
SET, WDI, nMR0.3V to 7V	/
CWD0.3V to V <sub>CC</sub> + 0.3V	/
Output Pin Current	
nRESET, nWDO±20mA	4
Package Thermal Resistance	
TDFN-3×3-8GL, θ <sub>JA</sub> 72°C/W	٧
TDFN-3×3-8GL, θ <sub>JB</sub> 44°C/W	٧
TDFN-3×3-8GL, $\theta_{\text{JC(TOP)}}$ 75°C/W	٧
TDFN-3×3-8GL, $\theta_{\text{JC(BOT)}}$ 32.3°C/W	٧
TDFN-2×2-8DL, θ <sub>JA</sub> 86°C/W	٧
TDFN-2×2-8DL, θ <sub>JB</sub> 53°C/W	٧
TDFN-2×2-8DL, θ <sub>JC(TOP)</sub> 104°C/W	٧
TDFN-2×2-8DL, $\theta_{\text{JC(BOT)}}$ 33.6°C/W	٧
Junction Temperature+150°C	С
Storage Temperature Range65°C to +150°C	С
Lead Temperature (Soldering, 10s)+260°C	С
ESD Susceptibility	
HBM4000V	V
CDM1000V	V

HBM4000V
CDM1000V
25 N W 25 25 25
RECOMMENDED OPERATING CONDITIONS
Supply Pin Voltage, V <sub>CC</sub> 1.6V to 6.5V
SET Pin Voltage, V <sub>SET</sub> 0V to 6.5V
Watchdog Timing Capacitor, C <sub>CWD</sub> 0.1nF to 1000nF (1)
Pull-Up Resistor to $V_{CC}$ , $R_{CWD}$ 9k $\Omega$ to 11k $\Omega$
Pull-Up Resistor, nRESET and nWDO, R <sub>PULL</sub>
1kΩ to $100$ kΩ
nRESET Pin Current, I <sub>nRESET</sub> 10mA
Watchdog Output Current, InWDO10mA
Operating Junction Temperature Range40°C to +125°C

#### NOTE:

1. It is recommended to use the standard timing with a  $C_{\text{CWD}}$ capacitor from 0.1nF to 1000nF, and it offers  $t_{WD\_TYP}$  from 0.613ms to 3.33s accordingly. If using extended timing, it offers  $t_{WD\ TYP}$  from 58.83ms to 78.35s accordingly.

#### **OVERSTRESS CAUTION**

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

#### **ESD SENSITIVITY CAUTION**


This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

#### **DISCLAIMER**

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.



# **PIN CONFIGURATIONS**



# **PIN DESCRIPTION**

PIN	NAME	TYPE	FUNCTION
1	$V_{CC}$	I	Supply Voltage Pin.
2	CWD	-	Programmable Watchdog Timeout Input Pin. Connecting the CWD pin to GND via a capacitor to set the adjustable watchdog timeout. Connecting the CWD pin to $V_{CC}$ via a $10k\Omega$ resistor or leaving it unconnected to select two different kinds of the preset watchdog timeout.
3	nMR		Manual Reset Input Pin. It is an active-low reset input with internal pull-up current.
4	GND	G	Ground.
5	SET	_	Logic Input Pin. Connecting the SET pin to GND will disable the watchdog timer. If nRESET is deaseerted, the wactchdog can be enabled when SET is high.
6	WDI	-	Watchdog Input Pin. The WDI falling edge must appear within the timeout $(t_{WD})$ period. When nWDO or nRESET is low and the watchdog is disabled, WDI will be ignored. Note that this pin cannot be left floating.
7	nWDO	0	Watchdog Open-Drain Output Pin. It is recommended to connect a resistor from $1k\Omega$ to $10k\Omega$ to the rail. If the watchdog timeout occurs, the nWDO goes low for an nRESET timeout delay ( $t_{RST}$ ).
8	nRESET	0	Active-Low Open-Drain Reset Output Pin. It is recommended to connect a resistor from $1k\Omega$ to $10k\Omega$ to the rail. nRESET remains low if $V_{CC}$ is below the under-voltage threshold ( $V_{ITN}$ ). And it goes high when $V_{CC}$ exceeds $V_{ITN}$ + $V_{HYS}$ after nRESET delay time ( $t_{RST}$ ).
Exposed Pad	EP	G	Exposed Pad. This pad is not connected to internal circuit.

NOTE: I: Input; O: Output; G: Ground.

# **ELECTRICAL CHARACTERISTICS**

 $(V_{ITN} + V_{HYS} \le V_{CC} \le 6.5V, R_{PULL} = 10k\Omega, T_J = -40^{\circ}C$  to +125°C, typical values are measured at  $T_J = +25^{\circ}C$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
General Characteristics	•					
Power Supply Voltage (1) (2)	V <sub>CC</sub>		1.6		6.5	V
Supply Current	I <sub>cc</sub>			1.2	3.3	μA
Reset Function						
Power-On Reset Voltage (1)	V <sub>POR</sub>	$I_{\text{nRESET}} = 15\mu\text{A}, V_{\text{OL(MAX)}} = 0.25\text{V}$			0.8	V
		SGM820A/B-3.0Q, V <sub>CC</sub> falling	3.033	3.069	3.099	
Under-Voltage Threshold	$V_{ITN}$	SGM820A/B-2.3Q, V <sub>CC</sub> falling	2.298	2.325	2.349	V
		SGM820A/B-1.6Q, V <sub>CC</sub> falling	1.654	1.674	1.691	
Hysteresis Voltage	V <sub>HYS</sub>	V <sub>CC</sub> rising	0.15% × V <sub>ITN</sub>	0.50% × V <sub>ITN</sub>	0.85% × V <sub>ITN</sub>	V
nMR Pin Internal Pull-Up Current	$I_{nMR}$	V <sub>nMR</sub> = 0V	520	620	720	nA
Watchdog Function						
CWD Pin Charging Current	$I_{\text{CWD}}$	CWD = 0.5V	337	375	413	nA
CWD Pin Threshold Voltage	$V_{\text{CWD}}$		1.180	1.210	1.245	V
nRESET, nWDO Output Low	V <sub>OL</sub>	V <sub>CC</sub> = 5V, I <sub>SINK</sub> = 3mA		-0	0.4	V
nRESET, nWDO Output Leakage Current, Open-Drain	I <sub>D</sub>	$V_{CC} = V_{ITN} + V_{HYS},$ $V_{nRESET} = V_{nWDO} = 6.5V$	ii	3.00	1	μΑ
Low-Level Input Voltage of nMR	$V_{IL\_nMR}$		SVV		0.25	V
High-Level Input Voltage of nMR	$V_{IH\_nMR}$		0.8	5		V
Low-Level Input Voltage of SET	$V_{IL\_SET}$		567	)	0.25	V
High-Level Input Voltage of SET	$V_{IH\_SET}$	The second	0.8			V
Low-Level Input Voltage of WDI	$V_{IL\_WDI}$	130			0.3 × V <sub>CC</sub>	V
High-Level Input Voltage of WDI	V <sub>IH_WDI</sub>	お話り	0.8 × V <sub>CC</sub>			V

#### **NOTES**

- 1. When  $V_{\text{CC}}$  is lower than  $V_{\text{POR}}$ , nRESET and nWDO are not defined.
- 2. During power-on, V<sub>CC</sub> must be 1.6V (MIN) for at least 400µs before nRESET correlates with V<sub>CC</sub>.


## **TIMING REQUIREMENTS**

 $(V_{ITN} + V_{HYS} \le V_{CC} \le 6.5V, R_{PULL} = 10k\Omega, T_J = -40^{\circ}C$  to +125°C, typical values are measured at  $T_J = +25^{\circ}C$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS			
General									
CWD Pin Evaluation Period	t <sub>INIT</sub>			390		μs			
Minimum nMR, SET Pin Pulse Duration				1		μs			
Reset Function									
nRESET Delay Time	t <sub>RST</sub>		170	200	230	ms			
V <sub>CC</sub> to nRESET Delay	t <sub>RST_DEL</sub>	$V_{CC} = (V_{ITN} + V_{HYS}) \times (1 + 2.5\%) \text{ to } V_{ITN} \times (1 - 2.5\%)$		90		μs			
nMR to nRESET Delay	t <sub>MR_DEL</sub>			700		ns			
Watchdog Function									
		CWD = NC, SET = 0 (2)		Watchdoo	g disabled				
· (1)	t <sub>WD</sub>	CWD = NC, SET = 1 <sup>(2)</sup>	1360	1600	1840	ms			
Watchdog Timeout (1)		CWD = $10k\Omega$ to $V_{CC}$ , SET = $0^{(2)}$	Watchdog disab		g disabled	led			
		CWD = $10k\Omega$ to V <sub>CC</sub> , SET = $1^{(2)}$	170	200	230	ms			
Set-Up Time Required for Device to Respond to Changes on WDI after Being Enabled	t <sub>WD_SETUP</sub>			140	2	μs			
Minimum WDI Pin Pulse Duration		*	3 C	50		ns			
WDI to nWDO Delay	t <sub>WD_DEL</sub>	icV\	5	100		ns			
IOTES:  The fixed watchdog timing covers both standard version and extended version.  SET = 0 means V <sub>SET</sub> < V <sub>IL_SET</sub> . SET = 1 means V <sub>SET</sub> > V <sub>IH_SET</sub> .									



# **TIMING DIAGRAM**



#### NOTE:

1. See Figure 3 for WDI timing requirements.

Figure 2. Timing Diagram







Figure 3. Watchdog Timing Diagram


# TYPICAL PERFORMANCE CHARACTERISTICS


At  $T_A$ = +25°C, 1.6V ≤  $V_{CC}$  ≤ 6.5V, unless otherwise noted.


















# **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**


At  $T_A$  = +25°C, 1.6V  $\leq$  V<sub>CC</sub>  $\leq$  6.5V, unless otherwise noted.


















# **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**


At  $T_A = +25^{\circ}C$ ,  $1.6V \le V_{CC} \le 6.5V$ , unless otherwise noted.












# **FUNCTIONAL BLOCK DIAGRAM**



### **DETAILED DESCRIPTION**

#### Overview

The SGM820xQ is a high-precision voltage supervisor, integrated with an accurate watchdog timer in the specified temperature range of -40 °C to +125 °C. Besides, it ensures an accurate hysteresis on the threshold, which makes it very suitable for systems that need small tolerance. And two options are provided to set the watchdog timing: a standard version and an extended one.

#### **nRESET**

The nRESET is an open-drain output pin, and users should connect the nRESET pin to  $V_{\text{CC}}$  or another voltage rail through a pull-up resistor of  $1k\Omega$  to  $100k\Omega$ . Once  $V_{\text{CC}}$  falls below the under-voltage threshold  $(V_{\text{ITN}})$ , the nRESET is asserted to be low. And if  $V_{\text{CC}}$  exceeds  $V_{\text{ITN}}$  +  $V_{\text{HYS}}$ , the nRESET will keep low for a specified reset delay time  $(t_{\text{RST}})$ . And then, the nRESET pin goes high with the pull-up resistor. Users should carefully consider the factors such as capacitive loading, logic low output voltage  $(V_{\text{OL}})$ , leakage current  $(I_{\text{D}})$  and the current through the nRESET pin  $(I_{\text{nRESET}})$  to select appropriate resistance values. It ensures that the high and low output voltage values meet the requirements of subsequent applications.

#### Manual Reset (nMR)

The manual reset input (nMR) is logic low effective, and it can be used to initiate a reset by a processor or some other logic circuits. The nRESET is deasserted after  $t_{RST}$  if nMR becomes high and  $V_{CC}$  is above  $V_{ITN} + V_{HYS}.$  Knowing that the nMR pin is pulled up internally, connect nMR to  $V_{CC}$  or just leave it floating once it is unnecessary to control it externally.

#### **Under-Voltage Detection**

The SGM820xQ provide three under-voltage threshold voltage options of 1.674V, 2.325V and 3.069V (TYP), which are suitable for 1.8V, 2.5V and 3.3V system rail voltage monitoring. As is shown in Figure 5, when  $V_{\rm CC}$  is below  $V_{\rm ITN}$ , the nRESET is asserted and remains low. And when  $V_{\rm CC}$  is higher than  $V_{\rm ITN}$  +  $V_{\rm HYS}$ , the nRESET deasserts after  $t_{\rm RST}$ .

The hysteresis of the built-in comparator can immune some noise of the system. However, for noisy applications, it is strongly recommended to place a bypass capacitor of 1nF to 100nF near the  $V_{CC}$  pin to

immune the transient voltage and ensure stable operation.




Figure 5. Under-Voltage Detection

#### Watchdog Mode

Details about the principles of the watchdog mode are provided in this part.

#### **CWD**

Through the CWD pin, users can obtain a high-precision and preset watchdog timing in factory or a programmed one. There are three options of the SGM820xQ to configure the watchdog timer. Keep CWD pin floating or pull up a  $10k\Omega$  resistor to  $V_{\text{CC}}$  to set two different factory-programmed timers. Connect a capacitor between the CWD pin and GND to achieve an adjustable timer. Every time when  $V_{\text{CC}}$  exceeds the  $V_{\text{ITN}}$  +  $V_{\text{HYS}}$ , the device checks the CWD configuration state within  $t_{\text{INIT}}$  (about  $390\mu\text{s}$ , TYP). During this time, an internal state machine is used to check the CWD pin state and lock it out until nRESET is asserted or powered off.

#### Watchdog Input (WDI)

The WDI pin is the falling-edge triggered watchdog timer input pin. The WDI pulse should be sent out within  $t_{WD\_MIN}$ , and the pulse of WDI should be at least larger than 50ns to ensure that the pulse can be detected by the device. If a valid WDI is received, the nWDO remains deasserted. If not, the nWDO is asserted to be low.

The WDI is a logic input pin and it cannot be left floating. Users should drive WDI to either  $V_{\text{CC}}$  or GND to avoid the increasing current of the supply current. When nRESET is asserted, the watchdog function is disabled and any signals cannot be recognized by the device. When nRESET is deasserted, the device operates normally and the WDI signals can be recognized. Figure 6 shows that a valid WDI pulse can prevent nWDO from being triggered low.

# **DETAILED DESCRIPTION (continued)**




Figure 6. Watchdog Timing Diagram

#### Watchdog Output (nWDO)

The nWDO is the independent watchdog output pin, and it can issue a fault flag in the watchdog timing with no need to trigger an nRESET signal, which is always used to reset the whole system. When nRESET is deasserted, the nWDO keeps normal operation and it asserts to be low for  $t_{\rm RST}$  if no valid WDI is triggered within the valid watchdog timing region. And when the nRESET signal is asserted by some other reasons, the nWDO pin goes high if a resistor is conncted to  $V_{\rm CC}$  or another rail. When the nRESET signal is deasserted again, the watchdog timer returns back to normal operation.

#### SET

The watchdog timer can be enabled or disabled by the SET pin. When the SET pin is connected to GND, the watchdog timer is disabled and signals in WDI are not recognized. Once the watchdog timer is disabled, connect WDI to  $V_{\text{CC}}$  or GND to prevent any increase of  $I_{\text{CC}}$ . When the SET pin is set to logic high, and if nRESET is not asserted, the watchdog operates properly. The SET pin is permitted to continuously change the value. However, as shown in Figure 7, there is a 140µs (TYP) time for the set-up of watchdog if the watchdog runs from disabled to enabled. During this period, no response can be detected on WDI by the watchdog.




Figure 7. Enable/Disable the Watchdog

#### **Device Functional Modes**

The functional modes of the SGM820xQ are shown in Table 1.

Table 1. Device Functional Modes

V <sub>cc</sub>	WDI	nWDO	nRESET
V <sub>CC</sub> < V <sub>POR</sub>		7 <del>U</del>	Undefined
$V_{POR} \le V_{CC} < V_{CC\_MIN}$	Ignored	High	Low
$V_{CC\_MIN} \le V_{CC} \le V_{ITN} + V_{HYS}$ (1)	Ignored	High	Low
V <sub>CC</sub> > V <sub>ITN</sub> (2)	$t_{\text{PULSE}} < t_{\text{WD\_MIN}}$ (3)	High	High
V <sub>CC</sub> > V <sub>ITN</sub> (2)	$t_{\text{PULSE}} > t_{\text{WD\_MIN}}$ (3)	Low	High

#### NOTES:

- 1. Only valid before  $V_{CC}$  exceeds  $V_{ITN} + V_{HYS}$ .
- 2. Only valid after  $V_{CC}$  exceeds  $V_{ITN}$  +  $V_{HYS}$ .
- 3. t<sub>PULSE</sub> is the time between two falling edges on WDI.

#### $V_{CC}$ is below $V_{POR}$ ( $V_{CC} < V_{POR}$ )

When  $V_{\text{CC}}$  is below  $V_{\text{POR}}$ , the nRESET is not defined, which can be either logic high or logic low. At this time, the state of nRESET is greatly determined by the load floating across the nRESET pin.

#### Between Power-On-Reset and $V_{CC\_MIN}$ ( $V_{POR} \le V_{CC} < V_{CC\_MIN}$ )

When  $V_{POR} \le V_{CC} < V_{CC\_MIN}$ , the nRESET signal is asserted to logic low and the nWDO will turn into a high-impedance state regardless of the WDI signal.

#### Normal Operation (V<sub>CC</sub> ≥ V<sub>CC\_MIN</sub>)


When  $V_{\text{CC}}$  is above or equal to  $V_{\text{CC\_MIN}}$ , the nRESET signal is determined by  $V_{\text{CC}}$ . When the nRESET is asserted, the nWDO turns to a high-impedance state and then the nWDO is pulled high through the pull-up resistor.

### APPLICATION INFORMATION


According to the eventual application requirements, the way to properly implement the device will be detailedly described in the following.

#### **CWD** Functionality


Figure 8 shows the schematic circuits of three options of the SGM820xQ to configure the watchdog timer. If connecting a  $10k\Omega$  pull-up resistor between CWD and  $V_{CC}$  or leave CWD floating (high-impedance), the factory-set watchdog timeouts are enabled, which can be seen from Table 2. Connect the capacitor between CWD and GND to set watchdog timing period using Equation 1 and 2.



a) User-ProgrammableCapacitor to GND



b) 10kΩ Resistor to VCC



c) CWD Unconnected

Figure 8. CWD Charging Circuit

#### **Factory-Set Timing Options**

As listed in Table 2, if the factory-set timing options are used, the CWD pin must be left floating or pull a  $10k\Omega$  resistor to  $V_{CC}$ .

**Table 2. Factory-Set Watchdog Timing** 

Input	:	Standard and Extended Timing WDT (t <sub>wD</sub> )					
CWD	SET	MIN	TYP	MAX			
NC	0	Watchdog disabled					
NC	1	1360ms	1600ms	1840ms			
$10k\Omega$ to $V_{CC}$	0	Watchdog disabled					
$10k\Omega$ to $V_{CC}$	1	170ms	200ms	230ms			

#### **Adjustable Capacitor Timing**

Capacitor timing can be adjusted by connecting the capacitor to the CWD pin, then a constant-current source of 375nA (TYP) begins to charge  $C_{\text{CWD}}$  until  $V_{\text{CWD}} = 1.210 V$  (TYP). The watchdog timeout of SGM820xQ can be calculated as Equations 1 and 2, where  $C_{\text{CWD}}$  is in nF and  $t_{\text{WD}}$  is in ms.

For standard versions:

$$t_{WD \ standard} \ (ms) = 3.33 \times C_{CWD} \ (nF) + 0.28 \ (ms)$$
 (1)

For extended versions:

$$t_{WD \text{ extended}} \text{ (ms)} = 78.3 \times C_{CWD} \text{ (nF)} + 51 \text{ (ms)}$$
 (2)

The capacitors  $C_{\text{CWD}}$  used for design and test of the SGM820xQ should be between 100pF and 1µF. And Equations 1 and 2 are only accurate for ideal capacitors. Once the capacitor tolerances are considered, the obtained watchdog timeout may vary from the preset value. It is recommended using ceramic capacitors with C0G dielectric material to achieve higher accuracy. When a  $C_{\text{CWD}}$  capacitor is used, use Equation 1 to set  $t_{\text{WD}}$  for standard timing and use Equation 2 to set  $t_{\text{WD}}$  for extended timing.

# APPLICATION INFORMATION (continued)

#### Overdrive Voltage

Enabling the nRESET depends on the following two factors. One factor is that the V<sub>CC</sub> amplitude is above the trip point ( $\Delta V_1$  and  $\Delta V_2$ ), and the other factor is that the time length that the voltage is above the trip point (t<sub>1</sub> and t<sub>2</sub>).


When V<sub>CC</sub> is lower than the trip point for a long time, then the nRESET is asserted and the output is pulled low. When V<sub>CC</sub> is just a few nanosecond lower than the trip point, the nRESET does not assert and the output continues to be high. Alter the time length that asserts the nRESET by increasing the proportion where V<sub>CC</sub> is lower than the trip point. For example, when  $V_{CC}$  is 10% lower than the trip point, the comparator responds much faster and the nRESET is asserted much guicker than when just below the trip point voltage. Calculation of the percentage overdrive is shown in Equation 3.

Overdrive = 
$$|(V_{CC}/V_{ITX} - 1) \times 100\%|$$
 (3)

Where  $V_{\text{ITX}}$  is the trip point voltage of the threshold. If  $V_{\text{CC}}$  is higher than the positive threshold, use  $V_{\text{ITN}}$  +  $V_{HYS}$  as  $V_{ITX}$ . If  $V_{CC}$  is lower than the under-voltage

threshold, then  $V_{\text{ITN}}$  is considered. In Figure 9,  $t_1$  and  $t_2$ represent the period of time that V<sub>CC</sub> is above or below the threshold, separately. And the propagation delay versus overdrive for  $V_{ITN}$  and  $V_{ITN}$  +  $V_{HYS}$  is illustrated as well.

Due to the overdrive voltage curve, the SGM820xQ is less sensitive to short positive or negative variations on  $V_{CC}$ 



#### REVISION HISTORY


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (AUGUST 2023) to REV.A

Page

Changed from product preview to production data.....

# PACKAGE OUTLINE DIMENSIONS TDFN-3×3-8GL




Cymphal	Dimensions In Millimeters							
Symbol	MIN	MOD	MAX					
Α	0.700	-	0.800					
A1	0.000	-	0.050					
A2	0.203 REF							
b	0.200	-	0.300					
D	2.900	-	3.100					
Е	2.900	-	3.100					
D1	2.200	-	2.400					
E1	1.400	-	1.600					
е		0.650 BSC						
L	0.375 - 0.579							
k	0.275 REF							
eee	0.080							

NOTE: This drawing is subject to change without notice.



# PACKAGE OUTLINE DIMENSIONS TDFN-2×2-8DL




Cymhal	Dimensions In Millimeters						
Symbol	MIN	MOD	MAX				
Α	0.700	-	0.800				
A1	0.000	-	0.050				
A2	0.203 REF						
b	0.200	-	0.300				
D	1.900	-	2.100				
Е	1.900	-	2.100				
D1	1.100	-	1.300				
E1	0.500	-	0.700				
е		0.500 BSC					
L	0.250 - 0.450						
k	0.350 REF						
eee	0.080						

NOTE: This drawing is subject to change without notice.




# TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



### **TAPE DIMENSIONS**




DIRECTION OF FEED

NOTE: The picture is only for reference. Please make the object as the standard.

#### **KEY PARAMETER LIST OF TAPE AND REEL**

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TDFN-3×3-8GL	13"	12.4	3.35	3.35	1.13	4.0	8.0	2.0	12.0	Q2
TDFN-2×2-8DL	7"	9.5	2.30	2.30	1.10	4.0	4.0	2.0	8.0	Q2

#### **CARTON BOX DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

#### **KEY PARAMETER LIST OF CARTON BOX**

KEY PARAMETE	R LIST OF	CARTON B	ох	•	vie.com
Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	26 5210
7" (Option)	368	227	224	082	020
7"	442	410	224	18	
13"	386	280	370	5	DD0002